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SUMMARY 
 
The thesis focuses on a novel memory device structure incorporating polymer film as 
the switching medium in memory devices, contrary to the conventional floating gate 
memory. In my work, an attempt was made to fabricate memory devices on silicon 
substrates using polymer film as the switching element. Electrical tests are performed 
on the devices to access their switching performances and retention stability, which 
include: voltage sweep test, constant voltage stress test and read pulse cycles test. 
Chemical tests such as ultraviolet absorption spectrum and cyclic voltammetry tests 
are also conducted to access the redox potential and energy levels of the polymer. 
They mainly serve to provide a better understanding of material properties. In 
addition, a simulation based on density-functional theory is conducted and the result 
is used to account for the conductivity changes. Lastly, various metals with different 
workfunctions are used as the top electrodes to provide a better understanding of the 
switching behavior. Curve fitting models are also plotted to obtain an agreement 
about the conduction mechanisms with the electrical testing data. The feasibility of 
integration of polymer film on silicon substrates is also discussed. Lastly, suggestion 
for future work is given. 
 
Keywords:  
heterojunction, polymer, rectifying  
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CHAPTER 1   INTRODUCTION 
1.1 Project Background 
 
Just in the last few years, impressive progress has been made in MOSFET device 
engineering, device and process simulations and product research. These results in 
the surge of technology methods to develop  gadgets such as the PDAs, mobile 
phones, digital cameras, palm tops etc, which bring great ease to our daily routines. In 
fact, the usage of these devices has become so prevalent that our lives have become 
very much dependent on them.  
 
In these digital devices, the key feature which governs its functionality is its memory 
component. Put it simply, a memory device, is an electronic holding place for 
instructions and data where more than one conductivity state can be assessed. In its 
pristine state (no information is stored), the memory component can be 
conventionally referred to as in state ‘0’. Once information is inputted and stored, the 
memory device will change its state from state ‘0’ to state ‘1’.  Depending on its 
storage mechanisms and electrical characteristics, memory devices can generally be 
classified into 2 types: non-volatile and volatile memory.  Figure 1.1 shows the 
hierarchy of the memory system. 
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In non volatile memory devices, information stored can still be retained even when no 
external power is applied. Non volatile memory can be further classified into WORM 
(write-once-read-many times) or Flash memory group. In WORM memory devices, 
the data can only be stored once. Once data is written, it will be stored permanently, 
with or without any external bias. This implies that the stored data can only be 
assessed but cannot be erased, even. For flash memory group, the stored data can be 
written and erased repeatedly, based on the applied bias.  Both the OFF and ON states 
are able to be assessed by a read voltage. 
 
Contrary to non-volatile memories, volatile memories require power in order to retain 
the stored information. It can also be further classified into dynamic random access 
memory (DRAM) or static random access memory (SRAM). In DRAMs, the written 
data can only be maintained by refreshing pulses applied periodically. When external 
stimulus is removed, the DRAM will lose its data over time. In SRAMs, the memory 
device will retain its contents as long as power remains applied, unlike DRAM where 
power needs to be periodically refreshed. SRAMs can preserve data only when power 
is available.  
 





Flash Dynamic random access 
memory
(DRAM)





Figure 1.1: Classification of memory types 
1.2 Moore’s Law in MOSFET technology 
 
At present, the majority of the memory devices are based on silicon-based chip-
mounted transistors, commonly known as metal-oxide-semiconductor-field-effect-
transistors (MOSFET). Since the number of transistors packed within a fixed area 
will affect the component’s storage capacity, memory chip performance is correlated 
to the packing density of transistors. However, there are limitations in scaling down 
                                                                                                                                      4 
the silicon based memory device indefinitely, and this is ultimately governed by 
Moore’s Law. 
 
Moore’s law states that the number of transistors per chip will be doubled every year 
from 1965. However, as the device parameters become more stringent to be scaled 
down further, more benefits are derived from improvements in the layout instead. It 
has become increasingly difficult to meet the transistor requirements with scaling 
since previously discussed scaling results are involved in high-level, idealized 
MOSFET physics
1
. The assumptions that highly-scaled MOSFET with required 
characteristics can be successfully fabricated face risks and challenges from the 
reduced vertical or lateral MOSFET dimensions, such as gate leakage, poly-depletion, 
quantum effects and others. Many non-classical MOS structures such as on-insulator 
structures, multi-gate structures are proposed as potential candidates to gear future 
MOSFET developments. These are stated in the International Technology Roadmap 
for Semiconductors (ITRS)
2
 to ensure the continuity of Moore’s law by realizing the 
roadmap and specifications. As such, the current CMOS technology in memory 
device should reach a bottleneck stage and alternatives need to be explored. 
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1.3 Conventional floating gate memory 
 
The conventional floating gate memory device is based on silicon substrates. It 
comprises of a floating gate (made of polysilicon) sandwiched between two silicon 
dioxide layers. The SiO2-polysilicon-SiO2 layer serves two purposes. Firstly, the role 
of the polysilicon is to store charges in order to vary the threshold voltage of the 
MOSFETS. By varying the threshold voltage of the devices, the drain current of the 
MOSFET can be manipulated accordingly to achieve bi-stable states. The second role 
of the floating gate is to store the injected charge permanently, unless an external 
stimulus is applied to remove it. The basis of the charge storage is mainly due to the 
large bandgap difference between the polysilicon and silicon dioxide, such that the 
stored charge will be unable to overcome the barrier. Thus, floating gate memory 
device is non-volatile flash memory and stored charges can only be removed with an 
external stimulus. Figure 1.2 shows the energy band diagram of the floating gate 
memory.  
 
The charge injection mechanisms are via:  Hot electron injection or Fowler-Nordheim 
tunneling.  For hot electron injection, the process relies on highly energetic carriers 
that can be injected over the existing barrier. Under sufficiently high E-Field 
conditions, some carriers may gain more energy to overcome the barrier and be stored 
inside the floating gate. For Fowler-Nordheim tunneling, the probability that an 
electron can tunnel through an oxide layer decreases exponentially with oxide 
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thickness. This tunneling mechanism is directly related to the oxide thickness. As 
such, carriers are able to tunnel through a barrier which has been modified by electric 
field. It is to be noted that tunneling occurs since there is a decrease in tunneling 
distance of the oxide induced by the E-field.  
 
 
Figure 1.2: Energy band diagram of the floating gate structure 
 
However, there are still many problems associated with the conventional floating gate 
structure. They are: 1) high power consumption, 2) poor cycle endurance, 3) Flash 
memory scaling down is limited by the CMOS structure (by Moore’s Law) and 4) 4-
terminal device: Source, drain, gate, substrate.  
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1.4 Emerging technologies for memory devices 
 
The most important problem about conventional flash memory is that the flash 
memory scaling down is limited by the CMOS structure. Several alternative memory 
technologies have been proposed, such as FeRAM, MRAM, Ovonics Unified 
Memory, Polymer Memory, Carbon Nanotube Switches etc.  Table 1.1 shows the 
comparision of the diiferent emerging technologies for memory
2
. Currently, thin gate 
insulators are perhaps the most difficult challenge facing scaled MOS technology in 
near future. Flash memory also has some problems to be solved, such as high power 
consumption and poor cycle endurance/performance etc. 
 
In polymer memory devices, data is stored based on the polymer’s electronic and 
chemical properties.  Most of the polymer devices reported are mainly two-terminal 
devices. It has a simple integration scheme, flexible, with good scalability, low cost 
potential and low operating voltage. Besides, high density can be achieved mainly 
due to the simple structure of device.  
 
In the various proposed memory technologies, such as FeRAM or MRAM, many new 
materials, complicated stacks, destructive read and limited read/write cycles, and 
multibillion-dollar fabrication equipment are involved. In comparison, the 
polymer/molecular memory offers the potential of simple integration and cell 
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concepts with small cell size due to MIM configuration and the cross-point cell 
employed. Very recently, non-volatile memory devices based on organic materials 
have been reported,
3,4 
including rewritable type and write-once-read-many-times 
(WORM) type memory devices. Polymer memory could potentially store far more 
data than other non-volatile alternatives. Several advanced deposition methods have 
been proposed in the field of polymer memory, such as ink-jet printing, which is 
capable of forming micro-meter high polymer wall with good precision. For the 
polymer film deposition process, the spin-on or spray-on methods are normally 
preferred. As such, the solvent needs to be driven off before the top electrode 
fabrication. Ultimately, the challenge of making the polymer memory commercially 
viable lies in the reliability and sustainable stability of the organic device 
performance (yield).  
 
In polymer memory, electrical measurements are usually carried out to assess its 
bistable states. The mode of testing depends on the knowledge of polymer film, 
device structure, substrate or electrodes used. Some of the important measurement 
parameters include Current-voltage sweep, ON/OFF ratio, Time dependent stress test 
and Transient response. 
 
                                                                                                                                      9 
 
 
Figure 1.3: Emerging technology for memory devices 
1.5 Motivation of the project 
 
Organic molecules (polymer) offer new insights for future memory applications. It 
offers an alternative way to achieve memory performance based on its chemical and 
electronic properties. Normally, low cost substrates, such as glass, plastics or metal 
foils are used during its fabrication. The synthesis of the organic compounds can also 
be done at relative ease, as compared to fabrication process of floating gate memory. 
This is the main reason for its low cost production. Its high density can also account 
for its potential to store much more data than the conventional floating gate memory 
structure.  
                                                                                                                                      10 
 
Thus, it is of immense value to explore the potential of forming passive matrix 
circuits by incorporating polymer film with silicon substrate for memory devices with 
rectifying properties. The polymer material role is to achieve bistable states under 
external stimulus while the silicon substrate serves to achieve the rectifying I-V 
characteristics. Thus, the main challenge is to find a compatible polymer material 
with memory characteristics to be integrated on silicon substrate, in order to observe 
the desired memory performance. The details will be covered under chapter 3 and 
chapter 4. 
 
1.6 Thesis Outline 
 
 
The thesis is organized into five chapters, followed by the appendices. Detailed 
discussions of the experimental results, curve fitting models, supporting simulation 
and chemical analysis are provided to account for the observed performance in the 
five chapters.  
 
Chapter 1 introduces the existing issues and the directions of the IC technology, the 
design challenges for future MOSFET devices, background of the MOSFET and 
hence the need and motivation of the polymer memory project. The architecture and 
timeline of the project are provided as well. It covers theoretical background and 
preparation for the project. The present silicon-based floating gate memory is 
elaborated, with the pros and cons of the device performance highlighted. Polymer 
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memory device is subsequently introduced as a replacement to silicon-based floating 
gate memory. It also presents the different types of memory device currently in the 
market. The common performance indicators of the memory devices will be 
highlighted and discussed in proper.  
 
Chapter 2 documents the literature review of the project. Being novel devices in the 
market, a number of polymer memory research works are covered and categorized 
accordingly. A summary table is provided to consolidate the research findings to 
provide a better understanding of present state of art of polymer memory.  
 
Chapter 3 concentrates on the prospect of building a polymer memory device based 
on silicon substrates. The motivation of using an organic-inorganic heterojunction as 
a replacement is substantiated. It gives an overall experimental work about polymer 
memory which covers the equipment used, preparation of the active polymer material 
and fabrication process of the device. 
 
Chapter 4 illustrates the performance of my fabricated memory device. The various 
mechanisms of the conduction mechanisms are discussed. Besides electrical testing, it 
also covers simulation work to validate the observed phenomenon. 
 
Chapter 5 presents a general conclusion of this work, summarizes my results and 
highlights the areas that could be explored in future work 
 
Chapter 2 Literature Review  
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CHAPTER 2   RESEARCH ON POLYMER MEMORY 
In this chapter, an overview of some prior works on polymer memory will be 
discussed. The summary of these works will focus on experimental results and the 
proposed mechanisms to explain the phenomenon, with figures referenced to their 
corresponding publications. 
 
Based on different transition mechanisms (tunneling, conformational change, charge 
transfer, filamentary conduction and redox reaction), a reported work will be raised to 
provide a better understanding of its memory effects. This will lastly followed by an 
account of polymer memory based on silicon substrate to present the motivation of 
my research work subsequently. 
 
2.1 By tunneling mechanism 
 
 
In polymer memory devices, mobile carriers at the electrodes are able to gain energy 
and overcome the barriers existing within the polymer film. This extra energy is 
gained under high electric fields conditions. This presence of carriers will cause a 
change of conductivity of the polymer. This principle of overcoming energy barrier 
can be viewed similarly to the tunneling mechanism in conventional floating gate 
memory of transistors. 
 
In this work, the author used 2- amino-4, 5-imidazoledicarbonitrile (AIDCN) as 
organic material. Aluminium is used as the external electrodes (Figure 2.1).  
Chapter 2 Literature Review  
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Referring to the device structure, the sandwiched layer consists of multilayer of 
nanoclusters. This forms energy wells within the polymer film. It is proposed free 
electrons can tunnel through the energy barrier under applied voltage. The polymer 
film will be charged to result in surge of conductivity. It is to be noted that the 
pristine state can be recovered by reverse biasing. The energy band diagram (Figure 
2.2) shows a distribution of energy wells of unbiased Al nanocluster layer. It is 
proposed that the polarized charge will be trapped at two ends of the metal layer 
unless a reverse bias is applied. The device is a non volatile flash memory. 
 





Chapter 2 Literature Review  
 













Figure 2.3 shows the I-V characteristics of the device. The device is initially at low 
impedance state. The initial -5V is sufficient to switch the polymer to a high 
conductance state. However, when the voltage increases to opposite polarity, 
switching (high conductance to low conductance) occurs, until at 2.2V where it 
switches back to its ON state again. From Figure 2.3, a prebiased device increases its 
resistance with voltage, contrary to norm. This implies there is a “dipole” in the 
device. However, this phenomenon is not observable after +0.5V, which indicates the 
dipole in the pre-biased device, has been completely erased. 
 
 
Chapter 2 Literature Review  
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Figure 2.3:      Comparison of I-V curves of fresh OBD (filled diamond) and pre 





2.2 By Charge Transfer mechanism 
 
If memory effect is caused by charge transfer mechanism, the polymer matrix consist 
groups of moieties, with distinct electronic characteristics. The two groups are 
usually the electron-donating group and the electron-donating group. Under no 
electric field circumstances, no interactions will occur between the two groups and 
the polymer film will exhibit only one conductivity state. However, under external 
stimulus, carriers can be transferred between the two moieties to give rise of charged 




Chapter 2 Literature Review  
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In this work, 2 classes of polymer are involved in the polymer material fabrication. 
They are the electron donor (Fluorene moiety) and the electron acceptor (Europium 
moiety). Aluminium top electrode and ITO bottom electrode were incorporated in the 
Al-PF8EU-ITO structure. Figure 2.4 and Figure 2.5 show the molecular structure of 
the polymer film and the device structure respectively.  
 
 






Chapter 2 Literature Review  
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The switching performance of the device is shown in Figure 2.6. Initially, the current 
increases with voltage. At around +3V, a sudden increase in current density indicates 
switching. After switching, it is found that the device can retain its ON state. 
Applying a negative bias is unable to switch it back to its OFF state to illustrate 
WORM performance. The inset shows the ratio of the OFF to ON state current of the 
memory device. 
 
To access stability of the memory device, continuous +1V pulse is applied on its pre 
and post transition states. (Figure 2.7). It is found that the device can withstand up to 
10
7
 read cycles and still remain insensitive to the external read pulses. Figure 2.8 also 
shows the stability of the device over time (duration of 10hrs) under a read voltage of 
+1V. 
Chapter 2 Literature Review  
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Based on curve fitting, two carrier transport models are identified in OFF and ON 
states (Figure 2.9). In OFF state, schottky emission model is found to be the dominant 
mechanism to suggest the presence of energy barrier between the polymer and ITO to 
restrict current flow. However, as applied voltage increases, electrons can be 
transferred from the Fluorene moiety to the Europium moiety to form charged states 
to increase its conductivity. This is verified by trap-limited space charge limited 
model fitting in its ON state. 
 
Besides WORM memory performance, Flash memory and DRAM memory devices 









Chapter 2 Literature Review  
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Figure 2.9: Charge transfer mechanisms by I-V curve fitting [8] 
 
 
2.3 By Conformational Change mechanism 
 
 
Conformational change usually occurs with large polymer molecules, known as 
“macromolecules”. It will result in the change in shape and or orientation of polymer 
chains to give rise to a conductivity change. Similarly to tunneling and charge-
transfer mechanism, it requires an external stimulus (heat, electric field) for such a 
transition to take place. 
 
In this work, an Al/polymer/ITO polymer memory are successfully fabricated.. 
Figure 2.10 shows the molecular structure of polymer film and device structure. As 
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shown in Figure 2.10, in PVK (poly-vinyl carbozole), the carbazole group is 
connected to the main chain. From the I-V characteristics (Figure 2.11), a single 
sweep from 0V to +3V only exhibits a single state of high conductivity, due to the 
carbazole group. In PVK, holes are its charge carriers. Comparatively, in PCz, there 
exists a O=C-O-C-C spacer to separate the carbazole group in polymer chain and 
resulted in reduced interactions among the carbazole groups.  
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Figure 2.11: Switching performance of Al/PCz/ITO device [11] 
 
From Figure 2.12, PCz is able to demonstrate bistability with an OFF/ON ratio of 6 
orders even though its main chain is identical to PVK. The memory device is of 
WORM type as it is unable to return to its prinstine state after transition. From Figure 
2.13, both states are found to be stable over time under a read voltage.  
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To provide a better understanding for Al/PCz/ITO device conducting mechanism, 
curve fitting is performed in its OFF and ON states (Figure 2.14) to generate its 
schottky and ohmic conduction mechanism respectively. Figure 2.15 shows the 
energy band diagram of the device with reference to vacuum level. 
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                            a) OFF state                                               b) ON state 
Figure 2.14: Curve fitting of device in a) OFF and b) ON states
 
[11] 
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Based on the energy band diagram,the barrier to hole injection from Al electrode is 
1.1eV while the barrier to hole injection from ITO electrode is 0.5eV. This accounts 
for the 1-directional switching under negative bias to top electrode, as it requires a 
smaller energy to overcome the barrier between ITO and polymer film. 
 
X-ray diffraction (XRD) pattern is performed with PCz and PVK as polymer films to 
detect the crystalinity of the polymer chains. From Figure 2.16, PVK sample consists 
of a peakwhich is broad and a second peak which exhibits chain parallelism=> which 
indicates its regioregular characteristics.  
 
Contrary, in PCz sample, only 1 peak exists to indicateits amorphous state. 
Collectively, the XRD results provide evidence that the spacer between the carbazole 
group and the backbone eliminate the unusual degree of chain parallelism to justify 
its initial insulating state. Other reports of conformational mechanism polymer 
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Figure 2.15: Energy band diagram of the memory device[11] 
 
 
Figure 2.16: X-ray diffraction patterns of PVK and PCz at ground state
 
[11] 
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2.4  Polymer memory work on silicon substrate 
 
Till now, most reported works use either metal or indium-tin oxide (ITO) as 
electrodes. Very few reports are based on silicon conducting substrates. It is of 
immense research value to explore the feasibility of polymer memory devices with 
rectifying current-voltage characteristics with semiconductor substrates.  
 
In this work, (PEDOT): polystyrene sulfonic acid (PSS) serves as active polymer. P-
type and n-type Si wafers are used as substrates. The switching characteristics are 
shown in Figure 2.17. It is to be noted that for applied voltage less than 0.5V, the J-V 
characteristics can be fitted by exponential function:J=Js {exp [-q (V-JRs)/nkT]-1. 
Subsequently, the current rises sharply, with current peaks of 2V and 4V registered 
for p and n-type devices respectively. From Figure 2.18, rectifying characteristics can 
be observed after swiching by injecting a voltage pulse on an n-type Si substrate. 
Based on the Figure 2.19, the measured conductivity transition time is around 300ns. 
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The mechanism of transition can be explained as such: From the energy band 
diagram (Figure 2.20), the injected electrons into the polymer film with bias leads to 
reduction of oxidized PEDOT: PSS chains. Thus, PSS
-
 needs to be be oxidized by 
injected holes in order to preserve the neutrality of PEDOT: PSS, which results on a 
conductance change. 
 
Figure 2.19: Transient current response for a Au/PEDOT: PSS/n-Si device[12] 
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2.5  Summary 
 
Based on the results, a summary table is shown, classified by the various parameters. 
From the summary table (Table 2.1), it can be observed that in polymer memory 
devices, the switching effects can be arisen by numerous mechanisms. Flash memory, 
WORM-type memory are able to be fabricated based on polymer solution. It is to be 
noted, for the same mechanism, the type of memory formed is not absolute as it 
depends ultimately on the polymer solution chemical characteristics and the structure 
of the device.  
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Based on my literature review, it is found that most polymer memory devices 
reported are fabricated using metal as electrodes on glass substrate or indium-tin 
oxide (ITO) as conducting substrate, which are yet to show any rectifying current-
voltage performance. Currently, limited works on polymer memory are reported 
using silicon as a viable substrate. Being a semiconductor with majority and minority 
carriers, it is shown that it is possible to observe rectifying current-voltage properties 
when it is used as a carrier-injecting substrate
12
. This implies that it is worthwhile to 
explore the feasibility of silicon substrates on polymer memory devices and serves as 
the primary motivation of my project. If viable, such devices can even be 
incorporated to form active or passive matrix. More will be discussed and elaborated 
in next chapter. 
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Chapter 3    
Experimental setup for silicon-based polymer memory 
based on PF6Eu 
 
Chapter 2 introduces the various mechanisms in polymer memory based on my 
research literature. In this section, the advantages of a silicon-based memory device 
are discussed first. Next, the fabrication steps of devising my memory device will be 
elaborated. This will involve the synthesis of polymer solution, the deposition of 
polymer solution, electrode and lastly, the test setup for memory performance. 
3.1    Purpose of rectifying performance 
 
The motivation for silicon substrates in polymer memory device is to explore the 
possibility to obtain unsymmetrical I-V curves in the forward and reverse bias sweep: 
rectifying behavior. In passive matrix circuits, in order to activate a cell in an array, 
the integrated circuit will first send a charge down the correct column in the array, 
followed by grounding the correct row within the array structure. Thus, when the 
memory device has symmetrical I-V properties, there is always this possibility of 
affecting other cells when assessing any particular cell.  
 
However, such likelihood of such phenomenon will be minimized in “diode-arrays”. 
This means if the device is able to exhibit diode-like (rectifying) I-V characteristics, 
the probability of affecting other cells when assessing 1 cell can be minimized. Take 
for example, by referring to Figure 3.1, in order to assess cell “B”, the 2
nd
 row and 2
nd
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column of the matrix array are selected and inputted with Low and High voltages 
respectively. Once, the cell A is turned on, current will flow, as indicated by the 
arrow. This resultant current flow will have insignificant impact on the other cells 
(A&C), since current flow is unidirectional in diodes. It is this unique property of 
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3.2 Experimental Work 
 
In this section, my experimental work for polymer memory device fabrication will be 
covered. It will firstly involve the forming of back contact for probing on silicon 
substrates. Next, the synthesis of the polymer solution and the evaporation of top 
metal electrodes after polymer solution is deposited on the substrates after spin 
coating will be elaborated. 
3.2.1 Ohmic contact 
 
In order to obtain good ohmic back contacts for the silicon substrate, different metals 
are evaporated onto the n and p-type silicon wafers respectively. For an ideal ohmic 
contact, I-V characteristics between the 2 probed metal-silicon interfaces should be as 
linear as possible.  
 
There are 2 ways to form ohmic contacts with silicon
13
: 
1) Select a metal of suitable workfunction to form an accumulation state with 
silicon under thermal equilibrium conditions 
2) By tunneling mechanism, but this will require a highly doped substrate 
(usually more than 10
18









, the former option is preferred.  
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In order to identify an ohmic contact with silicon surface, the I-V characteristics on a 
bare silicon surface is measured. This can be done by probing 2 probe needles on bare 
silicon wafers and inject a voltage across it. The measurement is performed directly 
on wafers without any metal contacts. From Figure 3.2, the measured current is 
unsymmetrical in the positive and negative sweep when probing on bare silicon wafer 
(with no metallic contacts). This phenomenon may be due to the difference in the 
probing surface between the needle and silicon surface, difference in workfunction 
between the probe needle and silicon surface. 
 
As such, since the silicon wafers are lightly doped, the potential barrier which exists 






















Figure 3.2:  I-V characteristics on bare silicon wafers 
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Thus, the next approach is to form ohmic contacts by depositing suitable metal layers 
on n- and p- type silicon wafers. Theoretically, a low workfunction metal is 
preferable in n-type silicon wafer while a high workfunction metal is preferable in p-
type silicon wafer. The objective is to induce an accumulation region in the metal-
silicon interface. The highest and lowest workfunction metals available are chosen to 
form ohmic contacts with p-type silicon and n-type silicon respectively. Thus, the 
Au/p-silicon/Au and Al/n-silicon/Al junctions are formed.  
 
From Figure 3.3 (a) and 3.3 (b), it can be seen that the current-voltage characteristics 
of the Al/n-silicon/Al and Au/p-silicon/Au structures are much more symmetrical. 
This provides evidence that suitable metal needs to be deposited on the wafer surface 
















Figure 3.3 (a): I-V characteristics of Al/n-Si/Al structure 
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Figure 3.3 (b): I-V characteristics of Au/p-Si/Au structure 
 
 
3.2.2 Synthesis of polymer solution 
 
For my memory devices, I will use a polymer material containing 2 groups: electron-
donor and electron-acceptor moiety. The polymer solution is prepared by the 
Chemical and Biomolecular Department
14
. The synthesis of the active solution 
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Scheme1 
A highly reactive europium salt, europium triisopropoxide, was synthesized from 














Copolymers of 2,7-bis(trimethylene boronate)-9,9-diethylhexylfluorene and methyl 
 
3,5-dibromobenzoate was synthesized through a palladium -catalyzed Suzuki coupling  
 
reaction. Subsequently, hydrolysis was performed to result in the formation of active  
 
carboxylic ligands in copolymers. 
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Figure 3.4(b): Synthesis of copolymers with active carboxylic ligands via Suzuki 






Chelation of the carboxylic groups (products of scheme 2) with the europium ions 
(products of scheme 1) was performed to result in a variety of copolymers containing 
europium complexes. In my fabrication of polymer devices with silicon substrates, 
P6-Eu(DBM) is chosen as the polymer solution used, among the copolymers from 
scheme 3.  
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P6-Eu(DBM), being one of the products obtained from scheme 3, contains fluorene 
moiety (electron donor) and europium moiety, with a fluorene to europium moiety 
ratio of 11:1. Its chemical structure is illustrated below (Figure 3.5). This polymer 
film will be incorporated subsequently with silicon substrates for the fabrication of 
polymer memory devices.  
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Figure 3.5:Full Chemical structure of  9, 9-dihexyfluorene and Eu-complexed 
PF6Eu (DBM), 10mg/ml, x: y = 11 : 1 
 
 
3.2.3  Fabrication of device:  Al/PF6Eu (DBM)/n-type silicon 
substrate 
 
The fabrication of the polymer memory device is as such:  
1. Soak n-type wafers in dilute hydrofluoric acid for 3 minutes. (native oxide 
removal) 
2. Cleanse the wafers with de-ionized water 
3. Dip the wafers in acetone, followed by hexane (for water removal) 
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5. A thin PF6Eu film is then spin-coated on silicon surface at 1500 rpm, 
followed by drying under vacuum conditions for 30 minutes to rid of toluene 
(solvent). 
6. Top aluminum electrode was thermally evaporated through a shadow mask. 
Mask size: (0.4 x 0.4)mm
2
 and (0.2 x 0.2)mm
2 
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3.2.4 Test setup for memory performance 
 
After top metal electrode deposition, the memory device was transferred for electrical  
testing. The devices were probed and tested using Hewlett-Packard 4156A 
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Chapter 4  
Electrical performance for silicon-based polymer memory 
based on PF6Eu 
 
In this chapter, silicon-based (both on n-type and p-type substrates) polymer memory 
devices are subjected to electro-chemical testings. Based on my measured data, the an 
analysis is conducted to explained the observed phenomenon. A simulation study is 
also performed to further validate the proposed phenomenon.  
4.1 Memory device based on N-type silicon substrates 
 
This section shall cover the performance of the polymer memory device based on n-
type silicon substrate. It will cover its memory performance characteristics and 
current conduction mechanism. To rule out filamentary conduction, a study based on 
various top electrodes is also performed. 
4.1.1 Memory performance characteristics (N-type Silicon substrate) 
Figure 4.1 shows the I-V characteristics of the device without a back metallic contact. 
During the first sweep, the device initially shows a very low current value, until about 
+3.5 V, when the hysterisis is observed. The switching phenomenon is from an initial 
low conductivity to high conductivity. The 2
nd
 sweep indicates that the device can 
retain its ON state. In the reverse sweep (3
rd
 sweep), saturation current is observable. 
This may be due to the minority injection from the silicon substrate to account for the 
much lower current value measured.  
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A power-off test (duration: 12 Hours) is conducted (4
th
 sweep) to suggest that the 
device is still able to retain its ON state. Thus, it behaves like a write-once-read-many 


























Besides the voltage sweep test, a read pulse cycles test is also conducted with 
periodic read pulses. As indicated (Figure 4.2), the OFF and ON states of the device 
is stable up to 10
8
 read cycles. 
 





















0V  to  8V (1st)
0V  to 8V  (2nd)
0V  to -8V (3rd)
0V  to 8V  (4th)
after 12 hrs
Al/PF6Eu(DBM/n-Si:
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    Figure 4.2: Read pulse cycles test of the device 
 
Subsequently, the same device with an additional back metallic contact is also 


















Figure 4.3: I-V characteristics of silicon based memory device without back 
metallic contact 
 




























 1st  Sweep
 2nd Sweep
 3rd  Sweep
 4th  Sweep 
         (After 12 hours of power-off)
Reverse-biased
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By comparing Figure 4.1 and Figure 4.3, it can be observed that by comparing the 
device with the same active area, the device with a back metallic contact is able to 
achieve a larger current with the same voltage for both forward and reversed bias case. 
This provides evidence that contact resistance is reduced in devices with a ohmic 
contact. 
 
To assess the sweeping characteristics of the device in greater detail, a first reversed 
bias sweep is conducted, contrary to the already-mentioned device (Figure 4.4). The 
final structure on N-type silicon is Al/PF6Eu (DBM)/n-Si/Al structure.  










































Figure 4.4: Full I-V characteristics of the device (Inset shows the current 
dependence on the contact area) 
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For the as-fabricated device (Figure 4.4), a very low current is observed for both 




 sweep). The device is in OFF state and the 
current is 4x10
-10
 A at +1 V. Though the current increases gradually with the positive 
voltage, a sudden increase in current (4 orders of magnitude) is observed when the 
applied voltage reaches +2.4 V (2
nd
 sweep). Subsequent positive sweeping (forward 





sweep). The device is in ON-state and the current is 6x10
-5
 A at +1V. For our batch 
of devices, a read voltage of +1 V will normally register an ON/OFF current ratio of 
about 5 orders of magnitude to illustrate electrical bistability. Besides, though a rise 
in reverse current is also observed for the turned-on device (4
th
 sweep), the current is 
lower than that in the forward bias.  
 
The rectifying characteristic is achieved for the turned-on device, with a current ratio 
of 4 orders of magnitude for forward and reversed bias currents at +6 and -6V. The 
inset shows the contact area dependence on the current reading. To assess the 
reliability performance of the device, a read pulse cycles test and time dependent 
stress test in the OFF and ON states are conducted. 
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Figure 4.5 shows the continuous read pulse on ON and OFF states. A series of +1V 
pulse cycles of duration of 1 µs and a period of 2 µs (shown in inset) is applied across 
the device and it was found that the device is able to withstand and insensitive to read 
pulse cycles of up to 10
8 
times. The OFF/ON ratio of 5 orders can still be maintained. 
A stress test with a read voltage of +1V is also performed on the device in the OFF 
and ON states (after switched). The stress duration is 3 hours and the current is 
recorded every 60 seconds for both states (Figure 4.6). It is found that current 
degradation is negligible and the OFF to ON ratio of around 5 orders can still be 
maintained. 
4.1.2 Conduction mechanisms on N-type silicon substrates 
Various transport mechanisms in polymers have been reported.
15
 To understand the 
current transport of the device in the two states, different current conduction models 
are used to identify the conduction mechanism at the two different states (Figure 4.7). 
For the as-fabricated device (OFF state) under positive bias, it is found that 
thermionic emission is the dominant current mechanism, as shown in Figure 4.7(a). 
Further analysis shows that for current in the ON state of the programmed device, for 
0<V<0.5V, the current-voltage characteristic is exponential, which shows a similar 
trend as in the conventional p-n diode forward current characteristic (Figure 4.7(b)). 
Such phenomenon is also reported in organic-inorganic on p-i-n diode structures 
under forward-bias at the similar voltage range
16
. At higher voltages, the dominant 
current becomes space-charged limited current (SCLC), indicating that the bulk  
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polymer film tends to accumulate charges when sufficient voltage is applied (Figure 
4.7(c)). In addition, the current becomes generally ohmic limited in nature with 
increasing voltages (Figure 4.7(d)). 























 Fit data 
        (Thermionic)
(a)
 
Figure 4.7(a): Current-voltage curve showing thermionic emission for as-
fabricated at forward bias (OFF state) 



















 Fit Data 





Figure 4.7(b): Current-voltage curve of the turned-on device showing diode 
characteristics at low forward bias 
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 Fit data 
        (Pure SCLC with gradient = 2)
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Figure 4.7(c): Current-voltage curve of the turned-on device showing space charge 
limited current at moderate bias with a gradient of 2 





















 Fit data 




Figure 4.7(d): Ohmic conduction of the turned-on device at high bias condition 
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4.1.3 Comparison study on different top electrodes 
Different metal top electrodes (such as gold and copper) are used and the results 
(Figure 4.8) show that the OFF state current does show some dependence on the work 
function of the top metal electrode. For all devices, once switched ON, the OFF state 
cannot be achieved under reversed bias. The area dependence of ON state current 
(inset in Figure 4.4) and the electrode work function dependence of OFF state current 
imply that the filament conduction may not play a major role in our devices, contrary 
























Figure 4.8: Comparison of current-voltage curves based on different top   
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 Cu (4.65eV)
 Au (5.10eV)
ON - State mode
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4.2    Memory device based on P-type silicon substrates 
 
Based on the performance of the memory devices on N-type silicon, P-type silicon is 
fabricated to explore its electrical performance. Similar to N-type devices, its 
memory performance characteristics and its conduction mechanism will be covered. 
4.2.1 Memory performance characteristics (P-type Silicon substrate) 
 
Figure 4.9 show the current-voltage sweep test based on the Al/PF6Eu (DBM)/P-
Si/Au device. When incorporating P-type Silicon in the memory devices, it is notable 
that gold is used as back ohmic contact, instead of aluminum metal in N-type silicon 
substrates, since gold is able to form ohmic contact with p-type substrate as observed 
in the Au/P-Si/Au junctions (Figure. 3.3 (b)).  
 
From Figure 4.9, it is apparent that switching phenomenon can also be observed. 
When compared to devices with N-type substrates, the switching voltage is of 
opposite polarity. The rectification performance (forward and reverse bias) is also of 
opposite polarity when compared to N-type silicon devices. To account for the 
difference in polarity of rectification performance, it is proposed it is due to different 
silicon substrate types. In P-type silicon, holes are the majority carriers, contrary to 
electrons in N-silicon. Once the polymer is able to transit to a high conductance state, 
the polymer will serve as a low value resistor in the device structure. As such, 
majority carriers (holes in P-type silicon) will dominate the conduction path instead 
of electrons in N-type silicon. This will account for the difference in polarity of the 
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rectification observed. It is observed in P-type silicon, the switching voltage is around 
-4.7 volts, and the ON/OFF ratio is around 2 orders of magnitude. 
















Figure 4.9: Full I-V characteristics of the device with Al top electrode 
 
In order to observe the dependency of top electrode workfunction on the device 
performance, devices with gold as top electrode is also fabricated on P-type based 
silicon substrates as well.  
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Figure 4.10: Full I-V characteristics of the device with Au top electrode 
 
From Figure 4.10, it is observed that when using gold as the top metal electrode, the 
ON/OFF ratio has decreased significantly. Similar trend is also recorded for devices 
using N-type substrates as well.  
 
To assess the stability of the device, a read pulse cycles test is conducted. Figure 4.11 
shows the read pulse cycles test with a read voltage of -2V. The measurements 
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Figure 4.11: Read pulse cycles test 
4.2.2 Conduction mechanisms on P-type silicon substrates 
 
To account for the conduction mechanisms, I-V curve fitting is performed on the 
measured I-V sweep curves. From Figure 4.12(a), it is found that in the OFF state, the 
I-V characteristics can be fitted to the thermionic model with a voltage range of -0.8V 
to -4.6 V.  
 
After the memory transition occurs, from 0V to -0.5V, Figure 4.12(b), an exponential 
curve fitting is also found to be compatible with the measured I-V characteristics. 
This I-V phenomenon is also reported in literature based on memory devices using 
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silicon substrates when the device is in the high conductivity state. As such, the 
exponential I-V characteristics observed is due to the substrate used.  
 
In the mid range region (-0.8V to -2.6V) after memory transition Figure 4.12(c), a 
space charge limited current model can be fitted accurately. This implies that the 
polymer is charged after transition and the current conduction is dominated by the 
charged states when the applied voltage is moderate.  
 
In the high voltage range region (-4.5V to -8V), an ohmic current conduction model 
can be accurately fitted to the measured current. This implies that under high bias 
conditions, the device I-V performance may be directly dependent on the substrate 
resistance instead of the space charges. Current increases linearly with the applied 
voltage as shown in Figure 4.12(d).  






















Figure 4.12(a):  Current-voltage curve showing thermionic emission for as-
fabricated at forward bias (OFF state) 
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Figure 4.12(b): Current-voltage curve of the turned-on device showing diode 
characteristics at low forward bias 


















Figure 4.12(c): Current-voltage curve of the turned-on device showing space 
charge limited current at moderate bias with a gradient of 2 
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Figure 4.12(d): Ohmic conduction of the turned-on device at high bias condition 
 
Thus, it can be concluded for the device structure on N-type and P-type silicon 
substrates, the top electrode and polymer film barrier height difference indeed play a 
dominant role in determining the initial OFF state current which indirectly affect the 
ON/OFF ratio of the device. It is independent of the substrate used. For both types of 
substrates, the observed trend is that the higher the workfunction of the top material, 
the lower the ON/OFF ratio in the current-voltage sweep of the devices. A possible 
explanation is that in the OFF state, the recorded current is determined by the hole 
barrier height between the workfunction of the top electrode and the polymer film. 
After the transition occurs, the substrate of the devices will determine the I-V 
characteristics to account for the rectification characteristics (forward and reversed 
bias) as it is the inherent property of the doping type in silicon substrates.  
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4.3 Mechanism for conductance change 
 
In my research work, the polymer solution used contains both electron donors and 
electron acceptors. Under high bias conditions, charge transfer process occurs within 
the polymer film to give rise to charged species. It is proposed that the presence of 
charged states in the polymer film give rise to the conductance change. This section 
will account for the observed experimental results based on theoretical studies, 
simulation work and chemical testing. 
 
4.3.1  Charge polarons 
 
In polymers, when a charge (electron/hole) resides in a given chain, this extra charge 
will distort its electronic states in the charge vicinity to lead to reduced bandgap.
19,20
. 
The presence of both charge and lattice distortion will give rise to polaron (charge 
plus lattice distortion).  
 
By considering the 1-electron energy level (Figure 4.13), of the molecule, it can be 
observed that the HOMO level has shifted upward while the LUMO level has shifted 
downward to result in a bandgap reduction after charged. 
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Figure 4.13(b): Schematic illustration of the one-electron energy levels for an 
organic molecule in its (a) ground state & (b) first ionized state[19]
 
 
4.3.2  Electro-Chemical characterization of polymer film 
 
To access the electronic properties of the polymer film, the UV-absorption spectrum 
of undoped fluorene moiety and europium complex moiety are conducted. It is found 
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that the energy bandgap of undoped fluorene moiety is around (417 nm) 2.98 eV and 






















     Figure 4.14:  Absorption spectra of undoped fluorene and europium complex 
 
 
Subsequently, a cyclic voltammetry test is performed to identify the HOMO and 
LUMO levels of the polymer. It is based on the oxidation and reduction voltage of the 
bulk polymer. From the test results, it is evaluated that the effective HOMO and 
LUMO level of Fluorene moiety are 5.66 eV and 2.68 eV respectively while the 
effective HOMO and LUMO level of Europium-complex are 6.55 eV and 3.50 eV 
respectively (Figure 4.15).  
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Figure 4.15:  Cyclic voltammetry (CyV) of a thin film of PF6Eu 
 
To account for the transition from the OFF state to ON state on N-type silicon 
substrates, the formation of radical-ion pairs is proposed. In the work, the external 
stimulus is the injected voltage which drives the switching phenomenon. For the as-
fabricated device, the barrier height to hole and electron injection at the Al/PF6Eu 
interface is found to be 1.38eV and 1.60eV respectively while the barrier height to 
hole and electron injection at PF6Eu/n-Si interface is around 0.49eV and 1.37eV 
respectively. The very low current of the as-fabricated measured under first forward 
bias condition (2
nd
 sweep in Figure 4.4), which is limited by the thermionic emission, 
can be attributed to the large barrier height at the contacts.  
 












ERed(onset) =-0.80 V 
 
 





EOx(onset) =1.36 V 
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The conduction is poor, under the first positive sweep, as current is dependent on the 
injected carriers which is able to surmount the large barriers at the contacts with an 
external bias. However, since Fluorene moiety and Europium-complexes are electron 
donors and acceptors respectively, they become charged when subjected to sufficient 
electric field and radical ion pairs of charged PF6
+
 (cations) and Eu-complex (anions) 
are formed. Effectively, an electron from the fluorene moiety is donated to the Eu-
complex to string a doped (positively charged) conjugated backbone state. The 
charged defects that could be formed when polymers are ionized by an electron 
acceptor are termed radical cations
21
. It is reported that organic molecules tend to 
adopt equilibrium geometry of the ionized state. This causes a distortion which will 
lead to an upward shift in HOMO level and downward shift in LUMO level, as 
illustrated by the dotted lines shifts in Figure 4.16. Report of PEDOT polymer after 
doped (charged) has seen similar trends.
12
 As such, once PF6 is doped positively, its 
HOMO and LUMO levels will shift towards midgap, leading to a decrease in barrier 
height at both contacts.  
 
Hence, when a positive voltage is applied between the electrode and n-type silicon, 
the device will be forward biased, and the majority carriers (electrons) of the 
substrate will dominate the conduction path. As a result, an exponentially increase in 
current with voltage is obtained. At higher positive voltages, the forward current will 
be larger so that the current will be limited by SCLC. If the forward current is high 
enough, the substrate resistance of Si substrate will limit the current and becomes 
more ohmic in nature.  
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Figure 4.16: HOMO and LUMO energy level for fluorene moiety of PF6Eu along  
with work function of top aluminum electrode and silicon substrate 
 
4.3.3 Simulation results on polymer film 
 
 
In order to access the trend of HOMO and LUMO energy levels of the charged 
polymer film, a simulation study based on the density functional theory was 
conducted to obtain the energy levels as an indirect means to assess the HOMO and 
LUMO energy levels of the fluorene moiety in its charged states. The HOMO and 
LUMO levels of the uncharged states of the fluorene moiety were also simulated for 
comparison. Throughout the simulation, the energy levels of the respective HOMO 
and LUMO are evaluated each time as the number of fluorene moiety is increased 
from unity. From Figure 4.17, it can be seen that the bandgap of the fluorene moiety 
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is significantly reduced after it is charged. Such phenomenon is observed for all 
simulated units of fluorene moiety (comparing charged and uncharged states). As the 
number of fluorene moiety increases, the simulated results also show that the shift in 
the HOMO and LUMO levels are towards the midgap. Stimulation code can be 
referred in the Appendix provided. 
 
The transition of the device from OFF state to ON state is permanent. With respect to 
radical-ion compounds, in electrochemical terms, the interconversions of the system 
of neutral molecule and charged states are characterized by redox potentials. The 
stability constant (K) of the radical anions can be estimated from the onset potentials 










 indicating that the radical anions are stable. The high 
stability of the radical anion will help to preserve the doped state of the backbone to 
maintain the overall charge neutrality of the polymer film. Besides, stable cations can 
be formed in oligofluorene structures and oxidation is found not reversible at 
increasing electrode potentials.
23
 Coupled with sufficient delocalization of the 
charge
24
 in fluorene moiety, more stringent conditions may be required to uncharge 
the doped conjugated backbone back to its intrinsic state.  
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Figure 4.17: Simulation of fluorene moiety in its charged and uncharged states 
based on density functional theory 
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CHAPTER 5 CONCLUSION AND RECOMMENDATION 
 
 
In this chapter, a summary of the simulation is given, followed by the implications, 
advantages and disadvantages of polymer memory compared to its conventional 
silicon counterparts (floating gate memory). Finally, suggestions for future 
improvement will be included.  
5.1  Accomplishment of the project 
 
The objective of the project is to examine the possibility of fabricating polymer 
memory devices based on silicon substrate and access its performance. As far as 
possible, the fabrication steps are made to be simpler and less time consuming as 
compared to the process steps of making a floating gate memory.  Ultimately, based 
on this research work conducted, it remains promising that silicon substrate is a 
feasible candidate as a substrate in polymer memory devices. The experimental 
results have shown that rectifying performance can be achieved in organic-inorganic 
heteorojunction devices on both N- and P-type silicon substrates. However, due to its 
complexity, the fabrication of passive matrix array will require much more stringent 
process steps in order to fully demonstrate the capability of rectifying effects in 
matrix cells. 
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5.2 Implications of silicon-based polymer memory devices 
 
Based on my account, the process steps of fabricating polymer memory device are 
definitely simpler and less costly. As mentioned in chapter 2, since most of the 
polymer devices reported are mainly two-terminal devices, it will have a much 
simpler integration scheme, flexibility, better scalability, with low cost potential 
which will lead to a higher device density. Normally, low cost substrates, such as 
glass, plastics or metal foils are used for its fabrication. The main challenge is to 
enhance the quality of the polymer film. 
 
However, when dealing with polymer memory devices, the yield of functional 
devices often falls short of expectations. Normally, for each batch of devices, the 
highest yield obtained is less than 50%. Also, the quality of the polymer film after 
each process step may drop due to contamination since particles may seep into 
polymer film during the spin coating process. As such, it will be a huge challenge to 
obtain a thorough understanding of the integrated device and improve the yield of 
each fabrication step to promote it to commercial line eventually. 
5.3 Suggestion for future works  
 
Currently, flash-type memory device based on silicon substrate has yet to be reported. 
Thus, it remains promising and provides great research value to fabricate a memory 
device which is able to show dual states (reversible) and rectified I-V property.  
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A self-proposed model, based purely on the theoretical aspects of the device structure 
and polymer electrical performance is as such: 
 
Assuming the polymer film is able to transit from a low/high state to a high/low state 
under a certain voltage direction sweep and is also able recover its initial state under 






Figure 5.1 Proposed 3-terminal device structure 
 
The proposed scheme is requires a diode-like structure based on metal-Si junction 
(Figure 5.1). As such, the polymer in its high conductance state can be treated as a 
low-value resistor while the polymer in its low conductance state can be treated as an 
insulator. Since it is ideal to confine electric field between 2 metal electrodes across 
the polymer film, a flash type memory with rectified property can be achieved.  
 
Probing 1 and 3: To assess the diode-like property of the structure (rectified property     
can be observed-main function). 
 
Probing 1and 2: To confine the electric field efficiently within the polymer film  
(switch it back to its initial state- main function). 
Al (1) 
Polyme
r Nickel/Copper (2)  
N-Si 
Al (3) 
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However, a well and stable polymer film needs to be developed and the fabrication 
steps needs to be optimized. 
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APPENDIX 
 











 C                  1              B1 
 C                  2              B2    1              A1 
 C                  3              B3    2              A2    1              D1 
 C                  4              B4    3              A3    2              D2 
 C                  5              B5    4              A4    3              D3 
 H                  1              B6    2              A5    3              D4 
 H                  2              B7    1              A6    6              D5 
 H                  3              B8    2              A7    1              D6 
 H                  6              B9    5              A8    4              D7 
 C                  4             B10    3              A9    2              D8 
 C                 11             B11    4             A10    3              D9 
 C                 12             B12   11             A11    4             D10 
 C                 13             B13   12             A12   11             D11 
 C                 14             B14   13             A13   12             D12 
 C                 15             B15   14             A14   13             D13 
 C                 16             B16   15             A15   14             D14 
 H                 13             B17   12             A16   11             D15 
 H                 14             B18   13             A17   12             D16 
 H                 15             B19   14             A18   13             D17 
 H                 16             B20   15             A19   14             D18 
 C                 11             B21    4             A20    3             D19 
 H                 22             B22   11             A21    4             D20 
 H                 22             B23   11             A22    4             D21 
 H                 22             B24   11             A23    4             D22 
 C                 11             B25    4             A24    3             D23 
 H                 26             B26   11             A25    4             D24 
 H                 26             B27   11             A26    4             D25 
 H                 26             B28   11             A27    4             D26 
 
   B1             1.41599179 
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   B2             1.40933633 
   B3             1.34808555 
   B4             1.38275648 
   B5             1.34673396 
   B6             1.07000000 
   B7             1.07000000 
   B8             1.07000000 
   B9             1.07000000 
   B10            1.54917500 
   B11            1.54908678 
   B12            1.34836666 
   B13            1.40932652 
   B14            1.41571386 
   B15            1.40772943 
   B16            1.34676157 
   B17            1.07000000 
   B18            1.07000000 
   B19            1.07000000 
   B20            1.07000000 
   B21            1.54000000 
   B22            1.07000000 
   B23            1.07000000 
   B24            1.07000000 
   B25            1.54000000 
   B26            1.07000000 
   B27            1.07000000 
   B28            1.07000000 
   A1           119.95949109 
   A2           117.97713873 
   A3           121.82355726 
   A4           122.64069850 
   A5           120.08189758 
   A6           120.02028014 
   A7           121.01126546 
   A8           121.13321491 
   A9           127.83451227 
   A10          102.14986896 
   A11          127.90370453 
   A12          118.03427609 
   A13          119.96756946 
   A14          119.81908807 
   A15          117.74579678 
   A16          120.98279976 
   A17          120.01620358 
   A18          120.09044570 
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   A19          121.12677974 
   A20          112.58384395 
   A21          109.47122063 
   A22          109.47122063 
   A23          109.47122063 
   A24          109.37364076 
   A25          109.47122063 
   A26          109.47122063 
   A27          109.47122063 
   D1            -0.19890558 
   D2             1.55475744 
   D3            -2.14654149 
   D4           179.42512220 
   D5           179.39131399 
   D6           179.92028971 
   D7          -178.91478709 
   D8          -179.34776797 
   D9          -177.50951102 
   D10         -177.32764828 
   D11          178.62623598 
   D12           -0.67896547 
   D13           -0.77035771 
   D14            0.38458418 
   D15           -1.48734971 
   D16          179.31256956 
   D17          179.33975438 
   D18         -179.49226204 
   D19           63.68542824 
   D20          176.71105879 
   D21          -63.28894121 
   D22           56.71105879 
   D23          -61.12263941 
   D24           64.64922488 
   D25         -175.35077512 
   D26          -55.35077512 
 
 1 2 1.5 6 1.5 7 1.0 
 2 3 1.5 8 1.0 
 3 4 2.0 9 1.0 
 4 5 1.5 11 1.0 
 5 6 2.0 17 1.0 
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 10 
 11 12 1.0 22 1.0 26 1.0 
 12 13 2.0 17 1.5 
 13 14 1.5 18 1.0 
 14 15 1.5 19 1.0 
 15 16 1.5 20 1.0 










 26 27 1.0 28 1.0 29 1.0 
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 28 
 29 
 
 
 
 
